Superconducting circuits are exceptionally flexible, enabling many different devices from sensors to quantum computers. Separately, epitaxial semiconductor devices such as spin qubits in silicon offer more limited device variation but extraordinary quantum properties for a solid-state system. It might be possible to merge the two approaches, making single-crystal superconducting devices out of a semiconductor by utilizing the latest atomistic fabrication techniques. Here we propose superconducting devices made from precision hole-doped regions within a silicon (or germanium) single crystal. We analyze the properties of this superconducting semiconductor and show that practical superconducting wires, Josephson tunnel junctions or weak links, superconducting quantum interference devices (SQUIDs), and qubits are feasible. This work motivates the pursuit of "bottom-up" superconductivity for improved or fundamentally different technology and physics. But heterogeneous devices such as these can pose problems, especially for low-power or quantum applications, where losses in or at the interfaces of the various materials (e.g, surface oxides on the superconductor, JJ insulator, substrate, interlayer dielectrics) can limit device quality dramatically. Possible solutions include better materials [10] [11] [12] [20, 21] of ultra-pure silicon, far away from any dirty interfaces. We predict the possibility of SC wires, JJs, and qubits, calculate their critical parameters, and find that most known SC qubits should be realizable. This approach may enable better devices and exotic SC circuits as well as a new physical testbed for superconductivity.
The Nb/AlO x /Nb (or Al/AlO x /Al) Josephson junction (JJ) has become almost ubiquitous for superconducting (SC) applications such as magnetometers [1] , voltage standards [2, 3] , logic [4] , and qubits [5] . This follows a long history of development beginning in force with the IBM Josephson digital computer program during the 1970's [6] , which pioneered the tunneling JJ technology (mostly based on Pb-alloy tunnel junctions, the critical current spread and the instability of the Pb limited its applicability). Nb-based tunnel junctions such as Nb/Al-AlO x /Nb [7] and Nb/AlO x /Nb [8, 9] proved to be more reliable and stable and have become the material of choice in many traditional SC devices while Al/AlO x /Al junctions are typically preferred for quantum computing at milli-Kelvin operating temperatures.
But heterogeneous devices such as these can pose problems, especially for low-power or quantum applications, where losses in or at the interfaces of the various materials (e.g, surface oxides on the superconductor, JJ insulator, substrate, interlayer dielectrics) can limit device quality dramatically. Possible solutions include better materials [10] [11] [12] , weak-link junctions [13] , symmetry protection [14] , or 3D cavity qubits [15] . Here we consider an alternative approach: atomically-precise [16] , hole-doped SC silicon [17] (or germanium [18] ) JJ devices and qubits made entirely out of the same crystal. Like the Si spin qubit, our super-semi [19] JJ devices exist inside the "vacuum" [20, 21] of ultra-pure silicon, far away from any dirty interfaces. We predict the possibility of SC wires, JJs, and qubits, calculate their critical parameters, and find that most known SC qubits should be realizable. This approach may enable better devices and exotic SC circuits as well as a new physical testbed for superconductivity.
Our proposal builds off of experimental progress in three different areas. First, the list of SC materials has expanded to include doped covalent semiconductors [22] , particularly Si [17, 23] and Ge [18, 24] . Extremely high doping rates (of acceptors) above the equilibrium solubility were achieved by gas-immersion laser doping (GILD) or ion implantation and annealing, and SC was observed in these high density hole systems. Second, rapid progress in precise and high-density doping (of donors) in Si [16] and Ge [25] utilizing atomic layer doping and scanning tunneling microscope (STM) lithography has opened a new world of possible semiconductor devices, including single dopant qubits [26] , single-atomwide wires [27] , and even vertically-stacked 3D nanodevices [28] [29] [30] . These same techniques should be applicable to acceptor incorporation. Finally, SC and Si/Ge qubits are widely considered to be leading candidates for fault-tolerant quantum computing (QC); yet both have negatives that combination may improve. For example, coherence times in isotopically enriched and chemically purified Si can reach seconds [20] , while SC qubits offer a huge range of design-space due to their macroscopic nature. Motivated by these results, we consider the following questions: What are the relevant properties of hole-doped SC "wires" in Si? What is required to create properly-placed, hole-doped SC Si Josephson junctions? And if such fabrication requirements are plausible, would such devices be of interest for qubits or other JJ circuits? The answers to these questions are not obvious a priori given this unusual SC semiconductor system. rials have been found in diamond [32] , silicon [17] , and germanium [18] . Various methods, such as high-pressure high-temperature(HPHT) treatments [32] and growth using chemical vapor deposition (CVD) [33, 34] for C:B, GILD [17, 35, 36] for Si:B, ion implantation and annealing for Si:Ga [23, 37] and Ge:Ga [18, 24, 38] , were used to achieve very high hole densities required for superconductivity. Table I summarizes the superconducting parameters of the hole-doped group IV materials including those calculated here. They are compared with the conventional metal superconductors.
Superconductivity in silicon was first reported in Ref. [17] , by heavily doping a Si layer with boron (B) (above its equilibrium solubility in Si, 6 × 10 20 cm −3 ). This led to the very high hole density of n h 5 × 10 21 cm −3 and superconductivity was observed below T c 0.35K, although the SC Si layer (thickness 35nm) was inhomogeneous with long tails in the superconducting and diamagnetic transitions. Later experiments [35] with much more homogeneous samples (thickness 80-90nm) allowed systematic measurements of the dependence of the superconductivity on system parameters, such as the density and the external magnetic field. The highest T c 0.6K was observed for the B density c B 8 at.%. (1 at.% means 1% of Si atoms are replaced with B atoms, which corresponds to 5×10 20 cm −3 .) and the minimum B density c c for superconductivity was c c 2 at.%. The critical field H c2 for c B =8 at.% was measured to be 0.1T. The experimental results agree well with the conventional Bardeen-Cooper-Schrieffer (BCS) theory [40] for superconductors of type II.
We estimate the characteristic parameters of this superconductor for c B =8 at.%. The observed critical temperature T c =0.6K corresponds to a zero temperature energy gap ∆(0)=1.76k B T c =91µeV. The characteristic lengths in an ideal (pure and local) SC and the more realistic effective values from Ginzburg-Landau (GL) theory have the following relations [41] :
where ξ 0 (ξ) is the BCS (GL) coherence length and λ L (λ) is the London (effective) penetration depth, respectively. l is the mean free path and J(R, T ) is a function of length R and the temperature T defined by BCS [40] . Using H c2 (0)=Φ 0 /2πξ 2 (0) with H c2 (0)=0.1T where Φ 0 =h/2e is the flux quantum, we obtain the GL coherence length ξ(0) 57nm. The London penetration depth can be calculated as λ L (0)= m h /µ 0 e 2 n h 36nm with the hole density n h 4 × 10 21 cm 3 and the heavy hole effective mass m h 0.5m e with m e being the bare electron mass. Since the system with l 3nm ( ξ, λ) is in the dirty limit, using equations (1) and (2), we obtain ξ 0 =12ξ
650nm. The GL parameter κ = λ/ξ 11 is consistent with type II superconductivity. These characteristic lengths are comparable to conventional metallic superconductors.
Superconducting devices in silicon such as JJs, superconducting quantum interference devices (SQUIDs), and SC qubits could be constructed out of hole-doped regions within the crystal. The doping method (GILD) used for demonstrating the highest T c SC Si crystals so far [35] may not be suitable for the epitaxially-encapsulated, nano-scale devices envisioned here. Another method provides an alternative route: STM lithography has been used to precisely implant P dopants in Si. STM lithography is a new technique that allows atomically precise doping of semiconductors. We will briefly summarize the steps of P doping in Si. A Si (001) surface with 2×1 reconstruction (dimerization) is prepared and terminated with hydrogen resist. An STM tip is used to selectively remove some of the hydrogen atoms on the surface [42] (either across broad swaths of the crystal surface or down to single hydrogen atoms), exposing regions of unmasked silicon atoms. A phosphine (PH 3 ) gas is introduced, which bonds selectively to the exposed silicon sites. At least three adjacent desorbed dimers are needed for a P to replace a surface Si atom. A phosphine molecule is chemisorbed to a dimer, dissociating into PH 2 +H at room temperature. Further annealing at 350
• allows recombination/dissociation processes resulting in a P atom incorporated into the top Si layer ejecting a Si atom [16] . In this way, P atoms were then incorporated into the exposed regions (via atomic layer doping), with positioning accuracy to one lattice site [43] . The resulting 1D or 2D impurity sheet could reach very high doping rate, up to 1 in every 4 Si atoms being replaced with a P atom [27] . It is not necessary to use an STM tip for the hydrogen desorption step, other lithographic techniques may be possible. This process can be repeated to make stacked δ-doped layers as was demonstrated in Ge [28, 29] and Si [30] .
Superconducting wires
The SC Si:B realized by GILD was in a 2D layer with a thickness of tens of nanometers. For SC circuits and JJ applications, forming SC wires will be essential. We consider the use of atomic layer doping and STM lithography to dope B (or other acceptor) atoms into the Si crystal to achieve the very high hole density necessary for SC wires. Since this approach achieved a P density much higher than the B density reached in SC Si doped by GILD, higher hole doping rates may be possible (hence possibly higher critical temperatures) together with extremely fine control on the position and size of the SC region. Figure 1a shows a Si crystal doped with acceptor atoms. The lithographic region has length L, width W and depth D. We assume that every k-th layer is doped with doping rate of r D . If N l monolayers are doped, the depth D=(a/4)(N l − 1)k and the total number of monolayers in the lithographic region is N tot l =(N l − 1)k + 1. The total number of B dopants N D is given by
where b=a/ √ 2=3.84Å, with a=5.43Å being the lattice constant of Si. To estimate hole density, we have to take into account the finite range of the holes [27] . For the P impurities with Bohr radius 2.5nm, the effective electron density region has a diameter d B ranging from 1 to 2 nm. An isolated B impurity in Si has a Bohr radius of 1.6nm [44] , and we choose d B =1nm. Assuming all B dopants are activated, the hole density n h is given by
.
For W and L much larger than d B , it is simplified as
. If the B density in a layer could reach the same level as the P in Si (∼25 at.%), the hole density of a single doped layer is 1.7×10 21 cm −3 , which is above the critical hole density for superconductivity. In this case, using the experimentally observed density-dependence of the critical temperature, T c =C (c B /c c − 1) 0.5 with C 0.35 [35] , we obtain T c ∼ 0.3K, but actual critical temperature could be lower than this due to the thin layer geometry [45] . The 1.2K, which is comparable to the critical temperature of aluminium (Al). Although this could be possible if all the assumptions here are satisfied, to be more realistic all our calculations below will be for T c =0.6K which has been experimentally realized. Figures 1b to 1d show the hole density as a function of depth D when every layer (k=1), every other layer (k=2), or every third layer (k=3) is doped, respectively, for different doping rate r D . The highest observed T c of 0.6K for Si:B should be reasonable for applications, e.g. quantum devices based on Al with T c ∼ 1K start to have problems due to quasiparticles at T ∼ 200mK, and the requirements for classical applications such as photon detectors are much less restrictive. To reach the T c =0.6K, we need at least three doped layers if each layer is maximally doped (25 at.%.) for k = 1, corresponding to the minimum depth of the lithographic layer D=a/2=0.27nm and the hole layer D + d B =1.27nm. The density strongly depends on the depth for small D (i.e. small N l ) and saturates to 4r D /(kab 2 ) for large D. For thin SC wires, a cross section area larger than 10 3 nm 3 is preferable (i.e. W, D > ∼ 30nm) to prevent quantum phase slips [46] .
Josephson junctions
Josephson junctions are an essential ingredient for many SC applications. Now we describe how one might
realize a JJ made of this Si:B superconductor. We will consider two types of JJ: the superconducting tunnel junction (STJ, Fig. 2a ) and the weak-link [47] JJ (Figs. 2b and 2c). They are different in the way two superconductors are connected. A STJ consists of two superconducting electrodes divided by a tunneling barrier such as an insulating layer, while in weak-link JJs the two SCs are connected by a superconducting or metallic bridge. Traditionally, the STJ has been widely used due to its easier fabrication with a AlO x barrier and its well-defined nonlinear current-phase relation. Weak-link junctions could be a good alternative especially in applications requiring high Josephson critical current and/or small size junction areas.
Two energy scales that characterize a JJ are the charging energy E C =(2e) 2 /2C J for junction capacitance C J and the junction energy E J = I c /2e where I c is the critical current (maximum DC Josephson current). For the capacitance C J =ε r ε 0 A/d with ε r 12 for Si, the charging energy is given by E C =3.0eV·nm×d/A. For the STJ, the critical current and the normal resistance R n has a relation [48] I c R n =(π∆)/(2e) tanh(∆/2k B T ), which reduces to I c R n =π∆(0)/2e at zero temperature. Here R n is the resistance of the junction in the normal state. The above relation holds true for the weak link near T =T c , but at T =0, I c R n =1.32π∆(0)/2e in the dirty limit [49] . The junction energy at zero temperature then is E J =0.29 eV·Ω×(1/R n ) for the STJ and 0.39eV·Ω×(1/R n ) for the weak link.
The normal resistance R n has a simple form ρ n d/A wl for a weak link where ρ n =10
3 Ω · nm [35] . To estimate the normal resistance R n of the tunnel JJ, we assumed a square potential barrier of width d and height V b =E g /2 + ε F where E g is the energy gap of Si and ε F is the Fermi energy of the holes for a given density. Then the tunneling conductance G per unit area is given by
where T (ε z ) is the transmission coefficient,
and κ= (V b − ε z ) 2m h / 2 . Tunneling resistance R n =1/G. We numerically calculated the tunneling resistance assuming the hole effective mass m h =0.5m e and obtained R n 10 4 e 5.6d /A[Ω] with d in unit of nm and A in unit of nm 2 , for barrier height of V b =E g /2 + ε F 2.4eV where E g is the energy gap of Si and ε F is the Fermi energy of holes. Actually, the Fermi energy obtained by using the effective mass at low density is overestimated than the actual Fermi energy of high density holes [50] , but the barrier height V b and shape could be significantly modified, e.g., by a spatially well separated heavily-doped region acting as a metallic gate. Therefore the resistance is tunable to a great extent. Figure 3 gives the tunneling resistance as a function of the barrier width, for different barrier heights. It clearly shows that R n is proportional to e αd /A for some constant α. By tuning the barrier height, e.g. by lowering it, we can significantly relax the requirement on the necessary thinness of the barrier. If d < ∼ 3nm was needed to obtain large enough tunneling current for V b =E g /2 + ε F 2.4eV, we would need d < ∼ 7nm for V b =1.9eV.
To overcome thermal fluctuations, the junction energy must be much larger than the temperature. In practice, E J > ∼ 5k B T ≈ 4.3µeV for 10 mK. The barrier distance d of the STJ then must satisfy d < ∼ 3nm for A=1µm 2 . The junction area A cannot be much smaller since then the distance d would need to be very small, but an external gate which could also be built of a separate doped region can control the tunneling barrier height and shape relaxing the restrictions at the cost of more complication in device design. A large junction area would be more easily implemented in the overlapping geometry of Fig. 2a , given that doping a thin layer with large area is probably easier than doping a small but thick region with STM lithography. For the weak link, on the other hand, the required condition is A wl /d > ∼ 0.01nm which could be easily satisfied, and the junction energy is independent of the total junction area A. Hence both Figs. 2b and 2c would be possible.
If we want to avoid hysteresis in the I − V curve as is usually required for dc SQUID application, we need an overdamped JJ and the junction quality factor Q=ω p RC J must be smaller than 1, where ω p = √ 2E C E J / is the plasma frequency of the JJ. R is of order of R n for the weak link and R ∼ R n e ∆/kBT for the STJ. For the STJ to satisfy Q < 1, typically a (a) shunting resistance would be necessary to reduce the total resistance since R is very large for an isolated tunnel junction (one would want to avoid this for quantum applications 2 , allowing much smaller size than the STJ. For a SQUID application such as shown in Fig. 2d , additional conditions should be satisfied to avoid magnetic hysteresis: β m =2LI c /Φ 0 < 1 where L is the inductance of the SQUID loop. STJs can easily satisfy this since the critical current is small, but a fairly large loop would be needed due to the large junction area A 1µm 2 required to overcome the thermal fluctuations as discussed above. On the other hand, weak link JJs open up the possibility of a nanoscale SQUID. For a square loop of area 1µm × 1µm, the geometrical inductance L is ∼ 3 pH for wire diameter of a few tens of nm, assuming the relative permeability of doped Si is 1 like most nonmagnetic metals. Then β m < 1 translates into A wl /d < 2 × 10 3 nm. Typical values A wl 100nm 2 and d 10nm would be suitable for a nano-SQUID. Compared to the nano-SQUID based on the metallic SC bridges [52] , we could get much shorter weak links due to the much higher precision of STM lithography over e-beam lithography, allowing one to reach the short link limit with highly nonlinear inductance and larger modulation depth in critical current.
Qubits
Finally we consider the possibility of SC qubits in Si:B. The requirements on JJ parameters for qubits are different from the conditions for e.g. SQUID discussed in the previous section. We will consider the core SC qubitscharge, phase, and flux-to estimate relevant parameters, noting that more complicated designs would relax the restrictions on the parameters significantly. A charge qubit is a single Cooper pair box connected to a Josephson junction where the two discrete low energy levels form a logical qubit space. Usually, a gate voltage is applied to tune the system to be in a sweet spot to reduce the effects of the charge noise, but in this case its known sensitivity to charge noise might make a good probe of the charge environment of this system. Figure 4a shows a possible geometry for a charge qubit and Fig. 4b is the equivalent circuit diagram. By choosing different geometries for the two tunnel junctions e.g. d J < ∼ 3nm and d > ∼ 10nm, the left junction can have large enough JJ energy to act as a JJ, while the right junction has negligible JJ energy and can be considered as a simple capacitor with capacitance C g . The charge qubit is operated in a regime
2 constrains the geometry of the capacitor A/d 3.1 × 10 6 nm. So we can choose, e.g., A ∼ 10 6 nm 2 and d ∼20nm. High JJ critical current makes the phase qubit a good choice for the weak-link JJ. Figure 4c shows a circuit diagram for a simple phase qubit. A phase qubit operates in a regime with k B T E C E J , which translates into d/A 3 × 10 −7 nm −1 and AA wl /d 2 7.7 × 10 3 nm 2 . A reasonable set of parameters would be, e.g., d ∼ 10nm, A wl ∼ 100nm 2 , and A ∼ 10 6 nm 2 . For the flux qubit, the simplest model is a loop with a JJ (rf-SQUID loop) coupled to an externally supplied flux. The flux qubit operates usually with L J < ∼ L, where L J =Φ 0 /2πI c . The loop inductance is relatively quite small compared to L J for the typical geometries we have considered so far. This restriction can be lifted by using, e.g., a three JJ loop [53, 54] . More advanced qubits such as the transmon qubit [55] are realizable by incorporating a big capacitor in the system, which is straight-forward. In that case, the JJ can have a small junction area A and both geometries in Figs. 2b and 2c could be used.
DISCUSSION
Our proposal is promising for new types of JJ devices. The noise environment of buried dopant layers has been reported to be quite low [56] , which is motivating for quantum applications, but obviously not sufficient. Fabrication requirements, as envisioned, have already been realized in the Si:P or Ge:P systems. Many JJ device and qubit geometries are possible beyond what are considered here, which may further reduce fabrication needs; latticesite precision of impurities is not a fundamental requirement. An assumption in this work is the plausibility of acceptor placement with atomic-layer doping and STM lithography. B is currently being pursued in this context, but it is unproven whether the chemistry of adsorption and incorporation (e.g., of B 2 H 6 ) will work in a similar manner as PH 3 , nor whether the same densities can be achieved (1 in 4 atoms/ML). We have accounted for this by considering lower densities per monolayer. Quick B diffusion and clumping may limit further thermal anneal budgets, but this problem has already been overcome with low-temperature MBE [57] . Local strain due to the strong B bonds is almost certainly present, but does not effect the epitaxial nature of the crystal [17] . As potentially better dopant alternatives, Al (AlH 3 ) or Ga (GaH 3 ) for both Si and Ge should be pursued, as well as more advanced chemistry and surface preparation approaches for STM lithography and doping (e.g., BCl 3 is used in GILD, so Cl might be considered instead of H).
The extension of the hole cloud (∼ 1nm) would limit the sharpness of the SC region and hole density would drop to zero over this length. Since it is much smaller than the SC coherence length, the entire hole cloud is expected to be superconducting due to the proximity effect. One of the advantages of this single crystal device could be that there would be no Schottky barrier between heavily-doped (metallic) region and lightly-doped (semiconducting) region, and no interface states are expected in the interface between doped and undoped regions.
Stacked multilayer designs of electron doped Si devices were already demonstrated experimentally [30] . A second doped layer was grown on top of a nanowire capped by undoped Si of 50 ∼ 120 nm thick. The whole device was grown epitaxillay. The rather large separation between two doped layers in the experiment was needed to obtain smoother surface for the STM lithography of the top layer and also to get enough separation so that the top layer works as a metallic gate. On the contrary, we need the hole wavefunctions to overlap between layers for the 3D SC region. Thus we need much smaller separation between layers, and this could be a challenge. In fact, Ge may offer significant benefits over Si for JJ devices. Ge's clean surfaces and lower thermal requirements for good epitaxial growth [28, 29] may allow for more and better 3D doped-layers as compared to Si (where the limits of epitaxial growth are more likely to result in surface roughness), with less diffusion due to thermal activation anneals.
It is unclear what T c 's are possible in pure Ge (or Si) with other acceptors (T c 's of up to 7K [23] have been reported in Si:Ga/SiO 2 interface structures and even higher for diamond, and numerical simulation [50] suggests Al can lead to a higher critical temperature than B in Si). We have focused on Si due to the greater amount of experimental data versus density to guide our device proposals. Theory does not preclude electron-doped SC semiconductors [19, 50] , but experimental efforts have so far shown no evidence [45] .
The AlO x -based tunneling JJ has been very successful in many applications over the years, and other materials and different structures have also been studied for various devices [58] . Building SC devices inside a semiconductor proposed here gives several advantages over conventional approaches. The availability of ultra-pure 28 Si with less than 50 ppm 29 Si [59] and the atomically precise positioning of dopants by STM lithography can help suppress the subgap states due to impurities in the JJ which is one of the main decoherence channels of SC qubits. Flux noise is another possible source of decoherence for the SQUID [60] , phase qubit [61, 62] , and flux qubit [63, 64] . It was suggested that the flux noise comes from the fluctuating spins at interfaces and surfaces of the device [65, 66] . Hyperfine interaction was proposed as a possible mechanism for the relaxation of the surface spins [67] . The lack of nuclear spin in enriched Si at the surface, the separation of the active device region from the surface, and the single crystal structure of the whole device should help significantly reduce the flux noise. The epitaxially grown barrier in this proposal should also reduce any potential two-level fluctuators, as was shown for a crystalline Al 2 O 3 barrier [68] [69] [70] . In the Al/Al 2 O 3 /Al junctions, the critical current density showed a wider variation than amorphous AlO x barriers. A qubit can be designed to be tolerable to these variations in junction critical current, but it involves a more complicated structure [71] . For precisely positioned Si:B/Si/Si:B junctions, we expect less variations in system parameters for identically designed devices; barrier quality would be less important for weak-link JJs. Further, the devices can be constructed well below the surface of the semiconductor, away from oxide interfaces which typically cause loss. The quality of the superconducting semiconductor itself is a new concern, and a good early experiment would be to determine the loss of such a device (e.g. via a cavity Q). Intriguing in these systems is the possibility of dissipation/quasiparticle engineering by manipulating the disorder of the implanted impurities.
Since the SC properties depend on the hole density, material parameters can be tuned with additional gates, allowing for a tunable SC-Normal Metal-SC (SNS) JJ [72] . In that case, the proximity effect will play an important role and needs to be fully taken into account, a topic also of interest in Majorana physics. In addition to these potentially improved material properties, STM lithography is suitable for small devices such as the nano-SQUID and allows for arbitrary 3D device designs for different types of qubits, detectors, circuits, etc.
Progress in "bottom-up" fabrication techniques, such as STM lithography, have increased the space of devices worth pursuing. Our work further motivates the investigation of acceptor doping via precision techniques, beyond the context of single acceptor qubits [73] or for nanoscale but classical electronic devices. Successful demonstration of such proposed physics could enable not only the devices suggested in this work, but offer an atomically-configurable testbed for the nature and limits of semiconductor superconductivity (via, e.g., isotope variation, density, disorder, phonon, strain, and so on), for T c engineering, as well as for new devices such as 3D SC device geometries, top-gated tunable JJs, or topological qubits [74] .
